A 2-5 V 150 mA CMOS low dropout (LDO) linear regulator with a single Miller capacitor of 4 pF is presented. The proposed LDO regulator with a bandgap voltage reference has been fabricated in a 0.35 mm CMOS process and the active chip area is 485 Â 586 mm. The maximum output current is 150 mA and the regulated output voltage is 1.8 V.
Introduction: Integrated low dropout (LDO) linear regulators [1] [2] [3] [4] are widely used in portable battery-operated electronic devices such as mobile phones and PDAs. The required regulator has to have low static power and low noise, a small active area, a small dip at the output voltage and a fast transient response. To have the appropriate open-loop gain in deep submicron-metre CMOS process, the LDO linear regulator is realised by a multi-stage amplifier which needs complex frequency compensation [3, 5] . In general, there are two or three Miller capacitors in an LDO linear regulator, which is a three-stage amplifier. To guarantee the stability for the heavy and light current loads, tens-pF Miller capacitors have to be used. However, dips of the output voltage and the transient response time of an LDO linear regulator are dependent on the bandwidth. In this Letter, a bandwidth extension method using only a single Miller frequency compensation capacitor of 4 pF is presented and the dips of the output voltage are also reduced. Circuit description: Fig. 1 shows the proposed LDO linear regulator (the bandgap voltage reference is not shown). This regulator is composed of three gain stages and a current follower (CF). The CF is composed of Mc1-Mc5 and Ma1-Ma3, which is inserted between the output of the first stage and the Miller compensation capacitor, C m . This technique is similar to the common-gate frequency compensation method [6] . To analyse the stability of the proposed LDO linear regulator, the loop-gain frequency responses should be investigated. g m1 , g m2 and g mp are the transconductance of the first, second and the output stage, respectively. g ma is the transconductance of the transistor Ma1. 1=g o1 and 1=g o2 are the output parasitic resistance of the first and second stage, respectively. C p1 and C g are the lumped output parasitic capacitance of the first and second stage. R esr is the equivalent series resistance (ESR) of C out and g mf is the transconductance of the transistor Mf.
is the equivalent open-loop output resistance of the LDO linear regulator where R L is the load resistance, R opass is the output resistance of the power transistor, Mp, and R F1 and R F2 are the feedback resistors.
Assume C out ) (C m , C a and C g ) ) C p1 , g mp ) (g m1 , g mf , g m2 ), and g m1 =g o1 ) 1 and g m2 =g o2 ) 1. The small-signal transfer function of the LDO linear regulator in the heavy load (I load is large) is given as
where
is the DC loop gain and p À3 dB_heavy_load ¼ À g o1 g o2 g out =C m g m2 g mp is the dominant pole of the LDO linear regulator in the heavy load. The second non-dominant pole is much larger than the first one, which is in the order of MHz. The second-order polynomial in the denominator is
Therefore, a smaller Miller compensation capacitor is used to extend the bandwidth in the heavy load.
Two cases are considered for the LDO operating in the light load (I load is small) with small and large ESRs, respectively. As a small ESR is used, the transfer function for the light load is given as
From (3), if the second non-dominant pole is apart from the first nondominant pole, they are given as
and
However, as C m is decreased, the dominant pole increases and the first non-dominant pole decreases, and then the phase margin is decreased. Therefore, the minimum Miller compensation capacitor is needed to have an appropriate phase margin in the light load with a small ESR. If a higher ESR output capacitor is used, the first and second nondominant poles are given as
The first non-dominant pole is slightly decreased to a lower frequency and the second non-dominant pole is slightly increased to a higher frequency. Thus the complex poles are avoided for the light load with a large ESR, meaning the LDO regulator for the light load has a large ESR. In general, only a Miller capacitor of 4 pF is used to achieve stability for all the above analyses in our design.
Experimental results: This LDO regulator has been fabricated in a 0.35 mm CMOS process. The die photo is shown in Fig. 2 ; the active area is 485 Â 586 mm Fig. 3 shows the measured transient responses of the LDO regulator at 3.3 V and the load current switching from 0 and 150 mA for the output capacitor of (Fig. 3a) C out ¼ 10 mF with ESR ¼ 0.8 O, (Fig. 3b) (Fig. 3a) , C out ¼ 1 mF and ESR ¼ 0.3 O (Fig. 3b) , C out ¼ 1 mF and ESR ¼ 1 O (Fig. 3c) V out : 50 mV=div., 1 ms=div.
Conclusion: A CMOS LDO linear regulator with a single Miller capacitor is presented. Experimental results confirmed that the dips and peaks of the output voltage are reduced simultaneously owing to the larger bandwidth. Moreover, the settling time is also reduced significantly.
